The cpsw device runs at 100/10mbits. Deferring a read for 96k
wipes out the dcache thrice over. It is better to take more interrupts
as they come, at 100mbit.