Forum | Documentation | Website | Blog

Skip to content
Snippets Groups Projects
Commit a98bdb0c authored by Vauban's avatar Vauban
Browse files

Clocks and Resets: Adjusted clocks frequencies.

- All FPGA AXI bus clocks aet to 125MHz.
- FPGA APB bus clock set to 50MHz.
parent 11c5fc4a
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment