PCIe: Modify AXI4 address shim.

• Match changes in PCIe and DDR memory layout for non-coherent DMA transfers across the FPGA fabric.